Jerry Yang
Angestellt, Senior R&D Engineer, Nordic Semiconductor
Trondheim, Norwegen
Werdegang
Berufserfahrung von Jerry Yang
Bis heute 7 Jahre und 3 Monate, seit Apr. 2017
Senior R&D Engineer
Nordic Semiconductor
Bis heute
Senior DFT Engineer
NVIDIA
7 Jahre und 8 Monate, Sep. 2010 - Apr. 2018
Senior DFT Engineer
NVIDIA
DFT implementation, verification and ATE bring-up for graphic and SoC chips. Mainly focus on scan and mbist.
10 Monate, Nov. 2009 - Aug. 2010
Senior DFT Engineer
Global UniChip
DFT project implementation and ATE bring-up. GUC is a design service company including front-end to back-end process. DFT specs are from the negotiation between GUC and customers. I once experienced storage chip of ADATA, Soc chip and network communication chip of CSR. Focus on scan and mbist.
4 Jahre und 1 Monat, Okt. 2005 - Okt. 2009
DFT Engineer
VIA Technologies
My first job. VIA products are north/south bridge chipsets for Intel and AMD. Established ATPG of stuck-at fault and transition fault to ATE to reduce test pattern volume and raise yield and defect coverage. Also established scan compression flow with Synopsys solution and IEEE1500 insertion flow with in-house tool. Work closely with back-end teams for physical data. Design Compiler, TetraMAX, STA with PrimeTime/TimeCraft, and RTL/gate-level verilog implementation are fundamental.
Ausbildung von Jerry Yang
2 Jahre, Juli 2003 - Juni 2005
Electrical Engineering
National Tsing-Hua University
Thesis: Scan chain hold time diagnosis with statistical analysis. Project: VCD waveform dumper with C++ (SpringSoft)
4 Jahre, Juli 1999 - Juni 2003
Electrical Engineering
National Tsing-Hua University
Project: JTAG2000 decoder with verilog.
Sprachen
Englisch
Fließend
Chinesisch
Muttersprache